| Server IP : 54.233.248.239 / Your IP : 172.28.20.13 Web Server : Apache System : Linux ip-172-28-29-189 6.5.0-1014-aws #14~22.04.1-Ubuntu SMP Thu Feb 15 15:27:06 UTC 2024 x86_64 User : www-data ( 33) PHP Version : 7.2.34-43+ubuntu22.04.1+deb.sury.org+1 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals, MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /usr/lib/modules/6.5.0-1014-aws/build/include/dt-bindings/gpio/ |
Upload File : |
/* SPDX-License-Identifier: GPL-2.0 */ /* Copyright (c) 2020, NVIDIA CORPORATION. All rights reserved. */ /* * This header provides constants for binding nvidia,tegra234-gpio*. * * The first cell in Tegra's GPIO specifier is the GPIO ID. The macros below * provide names for this. * * The second cell contains standard flag values specified in gpio.h. */ #ifndef _DT_BINDINGS_GPIO_TEGRA234_GPIO_H #define _DT_BINDINGS_GPIO_TEGRA234_GPIO_H #include <dt-bindings/gpio/gpio.h> /* GPIOs implemented by main GPIO controller */ #define TEGRA234_MAIN_GPIO_PORT_A 0 #define TEGRA234_MAIN_GPIO_PORT_B 1 #define TEGRA234_MAIN_GPIO_PORT_C 2 #define TEGRA234_MAIN_GPIO_PORT_D 3 #define TEGRA234_MAIN_GPIO_PORT_E 4 #define TEGRA234_MAIN_GPIO_PORT_F 5 #define TEGRA234_MAIN_GPIO_PORT_G 6 #define TEGRA234_MAIN_GPIO_PORT_H 7 #define TEGRA234_MAIN_GPIO_PORT_I 8 #define TEGRA234_MAIN_GPIO_PORT_J 9 #define TEGRA234_MAIN_GPIO_PORT_K 10 #define TEGRA234_MAIN_GPIO_PORT_L 11 #define TEGRA234_MAIN_GPIO_PORT_M 12 #define TEGRA234_MAIN_GPIO_PORT_N 13 #define TEGRA234_MAIN_GPIO_PORT_P 14 #define TEGRA234_MAIN_GPIO_PORT_Q 15 #define TEGRA234_MAIN_GPIO_PORT_R 16 #define TEGRA234_MAIN_GPIO_PORT_X 17 #define TEGRA234_MAIN_GPIO_PORT_Y 18 #define TEGRA234_MAIN_GPIO_PORT_Z 19 #define TEGRA234_MAIN_GPIO_PORT_AC 20 #define TEGRA234_MAIN_GPIO_PORT_AD 21 #define TEGRA234_MAIN_GPIO_PORT_AE 22 #define TEGRA234_MAIN_GPIO_PORT_AF 23 #define TEGRA234_MAIN_GPIO_PORT_AG 24 #define TEGRA234_MAIN_GPIO(port, offset) \ ((TEGRA234_MAIN_GPIO_PORT_##port * 8) + offset) /* GPIOs implemented by AON GPIO controller */ #define TEGRA234_AON_GPIO_PORT_AA 0 #define TEGRA234_AON_GPIO_PORT_BB 1 #define TEGRA234_AON_GPIO_PORT_CC 2 #define TEGRA234_AON_GPIO_PORT_DD 3 #define TEGRA234_AON_GPIO_PORT_EE 4 #define TEGRA234_AON_GPIO_PORT_GG 5 #define TEGRA234_AON_GPIO(port, offset) \ ((TEGRA234_AON_GPIO_PORT_##port * 8) + offset) #endif