| Server IP : 54.94.228.101 / Your IP : 172.28.20.13 Web Server : Apache System : Linux ip-172-28-29-189 6.5.0-1014-aws #14~22.04.1-Ubuntu SMP Thu Feb 15 15:27:06 UTC 2024 x86_64 User : www-data ( 33) PHP Version : 7.2.34-43+ubuntu22.04.1+deb.sury.org+1 Disable Function : pcntl_alarm,pcntl_fork,pcntl_waitpid,pcntl_wait,pcntl_wifexited,pcntl_wifstopped,pcntl_wifsignaled,pcntl_wifcontinued,pcntl_wexitstatus,pcntl_wtermsig,pcntl_wstopsig,pcntl_signal,pcntl_signal_get_handler,pcntl_signal_dispatch,pcntl_get_last_error,pcntl_strerror,pcntl_sigprocmask,pcntl_sigwaitinfo,pcntl_sigtimedwait,pcntl_exec,pcntl_getpriority,pcntl_setpriority,pcntl_async_signals, MySQL : OFF | cURL : ON | WGET : ON | Perl : ON | Python : OFF | Sudo : ON | Pkexec : ON Directory : /lib/modules/6.5.0-1014-aws/build/include/dt-bindings/power/ |
Upload File : |
/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */ /* * Copyright (c) 2021 MediaTek Inc. * Author: Chun-Jie Chen <chun-jie.chen@mediatek.com> */ #ifndef _DT_BINDINGS_POWER_MT8195_POWER_H #define _DT_BINDINGS_POWER_MT8195_POWER_H #define MT8195_POWER_DOMAIN_PCIE_MAC_P0 0 #define MT8195_POWER_DOMAIN_PCIE_MAC_P1 1 #define MT8195_POWER_DOMAIN_PCIE_PHY 2 #define MT8195_POWER_DOMAIN_SSUSB_PCIE_PHY 3 #define MT8195_POWER_DOMAIN_CSI_RX_TOP 4 #define MT8195_POWER_DOMAIN_ETHER 5 #define MT8195_POWER_DOMAIN_ADSP 6 #define MT8195_POWER_DOMAIN_AUDIO 7 #define MT8195_POWER_DOMAIN_MFG0 8 #define MT8195_POWER_DOMAIN_MFG1 9 #define MT8195_POWER_DOMAIN_MFG2 10 #define MT8195_POWER_DOMAIN_MFG3 11 #define MT8195_POWER_DOMAIN_MFG4 12 #define MT8195_POWER_DOMAIN_MFG5 13 #define MT8195_POWER_DOMAIN_MFG6 14 #define MT8195_POWER_DOMAIN_VPPSYS0 15 #define MT8195_POWER_DOMAIN_VDOSYS0 16 #define MT8195_POWER_DOMAIN_VPPSYS1 17 #define MT8195_POWER_DOMAIN_VDOSYS1 18 #define MT8195_POWER_DOMAIN_DP_TX 19 #define MT8195_POWER_DOMAIN_EPD_TX 20 #define MT8195_POWER_DOMAIN_HDMI_TX 21 #define MT8195_POWER_DOMAIN_WPESYS 22 #define MT8195_POWER_DOMAIN_VDEC0 23 #define MT8195_POWER_DOMAIN_VDEC1 24 #define MT8195_POWER_DOMAIN_VDEC2 25 #define MT8195_POWER_DOMAIN_VENC 26 #define MT8195_POWER_DOMAIN_VENC_CORE1 27 #define MT8195_POWER_DOMAIN_IMG 28 #define MT8195_POWER_DOMAIN_DIP 29 #define MT8195_POWER_DOMAIN_IPE 30 #define MT8195_POWER_DOMAIN_CAM 31 #define MT8195_POWER_DOMAIN_CAM_RAWA 32 #define MT8195_POWER_DOMAIN_CAM_RAWB 33 #define MT8195_POWER_DOMAIN_CAM_MRAW 34 #endif /* _DT_BINDINGS_POWER_MT8195_POWER_H */